Photovoltaic (PV) power generation has shown a trend towards large-scale medium-or high-voltage integration in recent years. The development of high-frequency link PV systems is necessary for the further improvement of system efficiency and the reduction of system cost. In the system, high-frequency high-step-up ratio LLC converters are one of the most important parts. However, the parasitic parameters of devices lead to a loss of zero-voltage switching (ZVS) in the LLC converter, greatly reducing the efficiency of the system, especially in such a high-frequency application. In this paper, a high-frequency link 35 kV PV system is presented. To suppress the influences of parasitic parameters in the LLC converter in the 35 kV PV system, the influence of parasitic parameters on ZVS is analyzed and expounded. Then, a suppression method is proposed to promote the realization of ZVS. This method adds a saturable inductor on the secondary side to achieve ZVS. The saturable inductor can effectively prevent the parasitic elements of the secondary side from participating in the resonance of the primary side. The experimental results show that this method achieves a higher efficiency than the traditional method by reducing the magnetic inductance.
Introduction
Since PV power generation systems can alleviate the energy crisis and reduce environmental pollution, they have found broad application worldwide [1] [2] [3] [4] . Traditional large-scale PV medium-voltage (MVAC) grid-connected systems mostly adopt centralized large-capacity inverters and line frequency transformers because of their simple structure and low installation cost [5] [6] [7] . The traditional structure of PV systems has achieved high efficiency and low cost. However, there are many problems in traditional systems, including mismatch power losses due to the limitations of single maximum power point tracking (MPPT) [8] , magnetic loss and reactive power loss due to the line frequency transformer [9] , and a massive consumption of material resources. As a result, the efficiency of traditional systems is difficult to improve any further. Although DC-DC converters can be introduced into the system, as described in [10] , and additional power converters will allow each photovoltaic array to operate at its maximum power point (MPP), the remaining problems still cannot be solved, due to the use of the centralized inverter and line frequency transformer. With the development of wide band gap devices, high frequency isolation is possible, and PV systems with higher efficiency and power density are expected. To this end, many improved architectures have been proposed. In [11, 12] , a modular multilevel converter (MMC) was used to replace the line frequency switching losses and the deterioration of EMI characteristics caused by high switching frequency greatly reduces the performance of high-frequency LLC converters [36] .
Therefore, this paper presents an architecture for the high frequency link 35 kV PV system, as shown in Figure 1 . The distributed three-level boost converters with photovoltaic strings execute the MPPT algorithm. Isolated high-frequency DC-DC converters are used as DCXs between the CBH modules and a common DC bus. This paper studies the influence of parasitic parameters and theirmethod of suppression in high-frequency LLC converters in the 35 kV PV system. This paper describes how the parasitic parameters of SiC devices affect the ZVS of high-frequency LLC converters. Then, a method for suppressing the influence of parasitic parameters is proposed. By adding a saturable inductor on the secondary side, the parasitic components of the secondary side are effectively blocked from participating in the resonance of the primary side, and primary-side ZVS can be ensured. Finally, a multiple-pulse test (MPT) is carried out and a 2000 W small-scale experimental prototype is built to verify the theoretical analysis and suppression method. The experimental results show the proposed suppression methods are effective and the performance of the high-frequency LLC converter can be significantly improved.
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This paper is organized as follows. In Section 2, the high-frequency isolated cascaded MVAC grid-connected system is introduced. A downscaled system and its control method are provided. In Section 3, the analysis of influences of parasitic parameters are given, and the conventional suppression method by reducing magnetic inductance is analyzed. In Section 4, the proposed suppression method and its theoretical analysis are given. In Section 5, the theoretical analysis and proposed method are verified using the experimental prototype. Section 6 concludes the paper. 
Architecture of High Frequency Link 35 kV PV System
The architecture of the presented high frequency link 35 kV PV system is shown in Figure 1 . The system can be divided into three stages, including a distributed MPPT stage (non-isolated DC-DC converter), a DC-DC step-up stage (isolated DC-DC converter), and an inverter stage (cascaded inverter). The three-level boost topology is applied in the distributed MPPT stage. The three-level boost is responsible for MPPT, and is directly connected to the PV array. The output terminal of each converter is connected to the DC bus. The isolated DC-DC step-up stage uses a high-frequency LLC converter that works as DCX to provide galvanic isolation and a high step-up ratio. The inverter stage has a cascaded inverter topology. The CHB is used in this stage, which is directly connected to the MVAC grid.
In the presented system, a high-frequency isolated DC-DC converter is used to replace the line frequency transformer. The efficiency and power density can be increased. Additionally, copper consumption can be greatly reduced. The cascaded inverter replaces the centralized inverter. Thus, the switches can operate with lower frequency, lower switching losses and higher conversion efficiency.
The presented system is oriented towards 35 kV large-scale PV power generation. A 6 MW/35 kV PV system is designed based on the presented structure. The parameters of the system are shown in Table 1 . To pursue higher efficiency and higher power density, SiC devices are used in the designed system because of their lower conduction loss and better performance under high temperature conditions, even though the switching frequency of CHB is very low. Then, according to the voltage level of the grid and devices, the number of CHB is determined to be 40. For high-frequency LLC converters, SiC devices are also used to achieve higher switching frequency and higher efficiency. In addition, in order to reduce the losses associated with single diodes, several diodes are connected in parallel on the secondary side of the LLC converter. For three-level boost, the devices can be selected to be the same as the LLC converter to reduce the number of different types of device. Besides, since there are a lot of symbols in the paper, all the symbols has been listed in the Appendix C as well. The control scheme of the system is shown in Figure 2 . Since an isolated DC-DC converter operates as the DCX, its voltage gain remains unchanged. As long as the output voltage remains stable, the DC bus voltage will be stabilized. Therefore, for controlling the cascaded inverter, the DC side voltage and the AC side power factor are the main control objectives, as shown in Figure 2a .
In Figure 2a , v dc(ki) (k = a, b, c and i = 1, 2, . . . , n) is the DC side voltage of unit(i) in phase k. The power reference of each CHB module p ki is obtained by comparing v dc(ki) with the common reference v dc *. In the presented system, v dc * remains constant, despite the power variation required for controlling the DC bus voltage. Hence, it is possible to achieve a standard multilevel waveform with an equal and constant voltage level. The PI controller is used to control the power in the dq. When load imbalance or asymmetric faults occur, the grid voltage will be unbalanced. In this case, in addition to decoupling the power control, the cascade inverter also needs to control the balance of the current. In Figure 2a , v d , v d-, v q , v q-are the d-axis and q-axis components of the positive and negative sequence of the grid voltage respectively, and i d , i d-, i q , i q-are the d-axis and q-axis components of the positive and negative sequence of the grid current. These parameters can be obtained by using the phase-locked loop (PLL) based on the decouple double synchronous reference frames (DDSRF). Then, the three-phase current can be balanced by suppressing negative sequence current by feedforward In Figure 2a , vdc(ki) (k = a, b, c and i = 1, 2, …, n) is the DC side voltage of unit(i) in phase k. The power reference of each CHB module pki is obtained by comparing vdc(ki) with the common reference vdc * . In the presented system, vdc * remains constant, despite the power variation required for controlling the DC bus voltage. Hence, it is possible to achieve a standard multilevel waveform with an equal and constant voltage level. The PI controller is used to control the power in the dq. When load imbalance or asymmetric faults occur, the grid voltage will be unbalanced. In this case, in addition to decoupling the power control, the cascade inverter also needs to control the balance of the current. In Figure 2a , vd, vd-, vq, vq-are the d-axis and q-axis components of the positive and negative sequence of the grid voltage respectively, and id, id-, iq, iq-are the d-axis and q-axis components of the positive and negative sequence of the grid current. These parameters can be obtained by using the phase-locked loop (PLL) based on the decouple double synchronous reference frames (DDSRF). Then, the three-phase current can be balanced by suppressing negative sequence current by feedforward negative sequence voltage of grid. For the MPPT stage, non-isolated DC-DC carries out MPPT shown in Figure 2b to improve the utilization of solar energy.
To verify the architecture and control scheme of the system, a downscaled system is built. The waveforms and the control effect of the 40 kW/380 V downscaled system are shown in Figure 3 . Figure 3a shows the process of connection to the grid. It can be seen that the cascaded inverter can be connected to the grid quickly. Figure 3b shows the control effect of the control scheme discussed above. It is obvious that the control scheme of the system is able to suppress the negative sequence current and ensure the output current balance. To verify the architecture and control scheme of the system, a downscaled system is built. The waveforms and the control effect of the 40 kW/380 V downscaled system are shown in Figure 3 . Figure 3a shows the process of connection to the grid. It can be seen that the cascaded inverter can be connected to the grid quickly. Figure 3b shows the control effect of the control scheme discussed above. It is obvious that the control scheme of the system is able to suppress the negative sequence current and ensure the output current balance. Although the downscaled system is able to operate well, there are still some problems that need to be solved in the experiment. The influence of parasitic parameters under high step-up ratio conditions is more serious, leading to the loss of ZVS. To achieve higher efficiency in high-frequency situations, it is necessary to study the influence of parasitic parameters and their suppression methods.
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Operation Principle of the Ideal High-Frequency High Step-Up Ratio LLC Converter
The topology, fundamental equivalent circuit, and theoretical waveforms of the ideal LLC converter are shown in Figure 4 . In Figure 4a , M 1~M4 , D 1~D4 and C oss1~Coss8 represent the channels, body diodes and parasitic capacitor of the devices, respectively. C r is the resonant capacitor, L r is the resonant inductor, L m is the magnetic inductor, and D 5~D8 are the secondary-side rectifier diodes. The turn ratio of transformer is 1:n. Although the downscaled system is able to operate well, there are still some problems that need to be solved in the experiment. The influence of parasitic parameters under high step-up ratio conditions is more serious, leading to the loss of ZVS. To achieve higher efficiency in high-frequency situations, it is necessary to study the influence of parasitic parameters and their suppression methods.
Influences of Parasitic Parameters on the Resonance Process
Operation Principle of the Ideal High-Frequency High Step-Up Ratio LLC Converter
The topology, fundamental equivalent circuit, and theoretical waveforms of the ideal LLC converter are shown in Figure 4 . In Figure 4a , M1~M4, D1~D4 and Coss1~Coss8 represent the channels, body diodes and parasitic capacitor of the devices, respectively. Cr is the resonant capacitor, Lr is the resonant inductor, Lm is the magnetic inductor, and D5~D8 are the secondary-side rectifier diodes. The turn ratio of transformer is 1:n. When the parasitic capacitance of the secondary side is very small and can be ignored, the operation of the LLC converter can be analyzed as being under ideal conditions. Figure 4c shows the When the parasitic capacitance of the secondary side is very small and can be ignored, the operation of the LLC converter can be analyzed as being under ideal conditions. Figure 4c shows the theoretical waveforms of the ideal LLC converter, in which V dri , M1 and V dri , M2 are the drive signals of M 1 and M 2 , V ds,M1 is the drain-source voltage of M 1 , and i r and i m represent the resonant current and magnetic current, respectively. At t 1 , as the current drops to zero, the secondary diodes turn off naturally and achieve ZCS because of lower di/dt. Since the magnetic inductance of the ideal LLC converter can be considered to be large enough, i m remains unchanged and i r remains the same as i m . At t 2 , M 1 and M 4 are turned off and i r start to charge or discharge parasitic capacitors of devices. Because i r is always maintained at the peak value of i m , the commutation of primary side can be completed in a very short time. Thus, the achievement of ZVS can be ensured at t 4 .
When the dead band and parasitic capacitance of secondary side are ignored, according to Figure 4b , the DC voltage gain G can be deduced from the fundamental equivalent circuit and can be expressed as:
where V out is the output voltage, V in is the input voltage, k is the ratio of L m to L r , Ω is the normalized frequency, the ratio of switching frequency f s to resonant frequency f r and Q is the quality factor of the fundamental equivalent circuit, in which R eq is the equivalent resistance of the secondary side of the transformer. The DC voltage gain of LLC has been shown in Figure 5 . According to Figure 5 , when f s > f r , there is no ZCS in the secondary side because of the high di/dt; however, when f s << f r , the LLC converter will operate in the capacitive zone and there is no ZVS. Therefore, the operation zone shown in Figure 5 is the best choice and f s < f r . Since the high-frequency ratio LLC converter operates as DCX, the larger k is preferred to resist the frequency disturbance because of its flatter DC voltage gain curve Energies 2019, 12, 3743 7 of 24 according to Figure 5b . It is obvious that the gain of the LLC converter changes by less than 10% with the changing of the load, even under the condition that f s = 0.9f r .
frequency, the ratio of switching frequency fs to resonant frequency fr and Q is the quality factor of the fundamental equivalent circuit, in which Req is the equivalent resistance of the secondary side of the transformer. The DC voltage gain of LLC has been shown in Figure 5 . According to Figure 5 , when fs > fr, there is no ZCS in the secondary side because of the high di/dt; however, when fs << fr, the LLC converter will operate in the capacitive zone and there is no ZVS. Therefore, the operation zone shown in Figure 5 is the best choice and fs < fr. Since the high-frequency ratio LLC converter operates as DCX, the larger k is preferred to resist the frequency disturbance because of its flatter DC voltage gain curve according to Figure 5b . It is obvious that the gain of the LLC converter changes by less than 10% with the changing of the load, even under the condition that fs = 0.9fr. 
Capacitive
Analysis of the Operation Principle of the LLC Converter Considering Parasitic Parameters
In the practical application of the high-frequency LLC converter, the parasitic capacitor of the secondary diodes cannot be ignored. The topology of the LLC converter in consideration of the parasitic parameters is shown in Figure 6a . Coss5~Coss8 represent the junction capacitors of the rectifier diodes. The reference direction of ir, im and is are the same as the directions shown in Figure 6a . 
In the practical application of the high-frequency LLC converter, the parasitic capacitor of the secondary diodes cannot be ignored. The topology of the LLC converter in consideration of the parasitic parameters is shown in Figure 6a . C oss5~Coss8 represent the junction capacitors of the rectifier diodes. The reference direction of i r , i m and i s are the same as the directions shown in Figure 6a . In general, the LLC converter is designed in consideration of ideal conditions. Nevertheless, with the increase in the magnetic inductance of the LLC converter, the influence of the magnetic current becomes weaker, and the equivalent parasitic parameters of the secondary devices becomes much greater compared with LLC converters in traditional step-down applications. The parasitic parameters have a negative influence on the primary-side ZVS. The theoretical waveforms of the LLC converter considering parasitic parameters are shown in Figure 6c . Vdri,M1 and Vdri,M2 are the drive signals of M1 and M2, Vds,M1 is the drain-source voltage of M1, VD5 represents the voltage of the secondary rectifier diode D5, and ir and im represent the resonant current and magnetic current, respectively. In the first half cycle, the LLC converter can be divided into four states, as shown in Figure 7 . In general, the LLC converter is designed in consideration of ideal conditions. Nevertheless, with the increase in the magnetic inductance of the LLC converter, the influence of the magnetic current becomes weaker, and the equivalent parasitic parameters of the secondary devices becomes much greater compared with LLC converters in traditional step-down applications. The parasitic parameters have a negative influence on the primary-side ZVS. The theoretical waveforms of the LLC converter considering parasitic parameters are shown in Figure 6c . V dri , M1 and V dri , M2 are the drive signals of M 1 and M 2 , V ds,M1 is the drain-source voltage of M 1 , V D5 represents the voltage of the secondary rectifier diode D 5 , and i r and i m represent the resonant current and magnetic current, respectively. In the first half cycle, the LLC converter can be divided into four states, as shown in Figure 7 .
(a)Topology of LLC converter considering parasitic parameters (c)Theoretical waveforms of LLC converter considering parasitic parameters
the increase in the magnetic inductance of the LLC converter, the influence of the magnetic current becomes weaker, and the equivalent parasitic parameters of the secondary devices becomes much greater compared with LLC converters in traditional step-down applications. The parasitic parameters have a negative influence on the primary-side ZVS. The theoretical waveforms of the LLC converter considering parasitic parameters are shown in Figure 6c . Vdri,M1 and Vdri,M2 are the drive signals of M1 and M2, Vds,M1 is the drain-source voltage of M1, VD5 represents the voltage of the secondary rectifier diode D5, and ir and im represent the resonant current and magnetic current, respectively. In the first half cycle, the LLC converter can be divided into four states, as shown in Figure 7 . In Stage3, the parasitic capacitance of both sides participates in the resonance process, as shown in Figure 7c . The equivalent circuit of Stage3 between t2 and t3 is shown in Figure 6b . Coss,p and Coss,s represent the parasitic capacitance of the primary and secondary devices, respectively. According to the equivalent circuit, the secondary-side parasitic capacitance was changed by n 2 , and the influence on the resonance process was changed as well. Additionally, with the extensive use of SiC devices, the switching frequency of the LLC converters is continuously improved, and the loss increase caused by the loss of ZVS is more serious. In Stage3, the parasitic capacitance of both sides participates in the resonance process, as shown in Figure 7c . The equivalent circuit of Stage3 between t 2 and t 3 is shown in Figure 6b . C oss,p and C oss,s represent the parasitic capacitance of the primary and secondary devices, respectively. According to the equivalent circuit, the secondary-side parasitic capacitance was changed by n 2 , and the influence on the resonance process was changed as well. Additionally, with the extensive use of SiC devices, the switching frequency of the LLC converters is continuously improved, and the loss increase caused by the loss of ZVS is more serious.
Since the waveform of the LLC converter is completely symmetrical in every half cycle, only the former half cycle is analyzed.
Stage 1 (t 0~t1 ): As shown in Figure 7a , both M 1 /M 4 and D 5 /D 8 are conductive. The voltage of L m is clamped by the output voltage, and the i m increases linearly. Because the resonant elements L r and C r form a band-pass filter, only the current near the resonant frequency is able to pass through the resonant network. Therefore, i r varies as a resonant frequency sinusoidal curve.
Stage 2 (t 1~t2 ): As shown in Figure 7b , M 1 and M 4 are still conductive, while D 5 and D 8 are naturally turned off, because the current drops to zero with a low di/dt. Thus, ZCS is achieved on the secondary side. Then, the secondary-side parasitic capacitors C oss5~Coss8 are introduced into the resonant network. A higher frequency resonance occurs in both V D5 and i r . In this stage, i r fluctuates near i m . Stage 3 (t 2~t3 ): As shown in Figure 7c , M 1 and M 4 are turned off and i r starts to charge or discharge the parasitic capacitors C oss1~Coss4 . In this stage, both C oss1~Coss4 and C oss5~Coss8 are involved in the resonance process. This stage is very important, because the resonance process has a great influence on the primary-side ZVS. In this stage, according to the Kirchhoff voltage laws (KVL), i r should meet:
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where C q , C r and C d are capacitances of C oss1~Coss4 , the resonant capacitor and C oss5~Coss8 , respectively. Obviously, with the addition of secondary-side parasitic capacitors, the resonance process in Stage 3 is changed dramatically, according to Equations (2) and (3). This change may mean that the ZVS cannot be achieved. Usually, the achievement of ZVS needs to meet:
where T dead is the dead band of the converter. In Equation (4), the first condition ensures that the voltage of the primary side devices can achieve ZVS, and the second condition ensures that i r can provide sufficient charge to achieve ZVS in the dead band. Therefore, i r (t) is very important for the realization of primary-side ZVS. According to Equations (2) and (3), the i r (t) in Stage 3 can be plotted by MATLAB. Then, the influence of secondary parasitic capacitance on ZVS can be obtained according to Figure 8 . As shown in Figure 8 , with the increase of Cd, ir is shared by the parasitic capacitors of the secondary side, which increases the time required to fully charge the primary-side capacitors. To ensure that ZVS can be achieved, the dead band must be longer than the time needed to charge Coss1 and Coss4. Furthermore, since the switch turns off after ir is equal to im, ir(t2) = im(t2) is assumed.
According to Figure 8a , the Lm influences the resonance process and ZVS. It is obvious that the smaller Lm is, the larger initial ir(t2) is and the shorter the time needed to achieve ZVS under the same parasitic parameter conditions. However, smaller Lm will lead to larger conduction loss and switching loss. Therefore, a careful tradeoff has to be made.
Additionally, according to Figure 8b , Lr also influences ZVS. The change of Lr leads to the change of resonant frequency and impedance in the resonance process. Then, the time to achieve ZVS is changed. It is obvious that the larger the Lr is, the more serious the influence of parasitic capacitance As shown in Figure 8 , with the increase of C d , i r is shared by the parasitic capacitors of the secondary side, which increases the time required to fully charge the primary-side capacitors. To ensure that ZVS can be achieved, the dead band must be longer than the time needed to charge C oss1 and C oss4 . Furthermore, since the switch turns off after i r is equal to i m , i r (t 2 ) = i m (t 2 ) is assumed.
According to Figure 8a , the L m influences the resonance process and ZVS. It is obvious that the smaller Lm is, the larger initial i r (t 2 ) is and the shorter the time needed to achieve ZVS under the same parasitic parameter conditions. However, smaller L m will lead to larger conduction loss and switching loss. Therefore, a careful tradeoff has to be made.
Additionally, according to Figure 8b , L r also influences ZVS. The change of L r leads to the change of resonant frequency and impedance in the resonance process. Then, the time to achieve ZVS is changed. It is obvious that the larger the L r is, the more serious the influence of parasitic capacitance on the ZVS will be.
The above analysis shows that when parasitic capacitance can be extracted, to achieve ZVS, L m , L r and T dead should be carefully designed in the high-frequency LLC converter.
In the traditional design method for LLC converters, to achieve ZVS, L m is usually limited by:
However, Equation (5) ignores the secondary-side parasitic capacitors and resonance process in the dead band. According to the above analysis, there are two ways of ensuring the realization of ZVS via careful parameter design. The first is that i r is always larger than zero. This means that ZVS can be achieved only by adjusting the dead band (of course, the dead band must be within acceptable limits). The second is that the charge or discharge of primary-side parasitic capacitors can be completed before i r drops to zero. To achieve ZVS, generally the L m is selected as a small value compared to the theoretical value calculated by Equation (5) . However, L m is an important parameter in high-frequency LLC converters, because it not only affects the realization of soft switching, but also the power loss of the converter. In the LLC converter, the resonant current i r , magnetic current i m , primary-side current of transformer i p and secondary-side current of transformer i s can be derived as:
Thus, the conduction loss and switching loss of LLC can be calculated, and the relationship between the total loss P loss and L m is shown in Figure 9 . There is an obvious demarcation point in Figure 9 , namely, L m.min . When L m is smaller than L m.min , the P loss increases rapidly with the decrease of L m , no matter at light load condition or at heavy load condition, which will lead to a lower efficiency in the full load range. Therefore, a new method to suppress the influence of parasitic parameters in the LLC converter without efficiency loss is very important to improve the efficiency of the PV system.
Thus, the conduction loss and switching loss of LLC can be calculated, and the relationship between the total loss Ploss and Lm is shown in Figure 9 . There is an obvious demarcation point in Figure 9 , namely, Lm.min. When Lm is smaller than Lm.min, the Ploss increases rapidly with the decrease of Lm, no matter at light load condition or at heavy load condition, which will lead to a lower efficiency in the full load range. Therefore, a new method to suppress the influence of parasitic parameters in the LLC converter without efficiency loss is very important to improve the efficiency of the PV system. 
Suppression Method of the Influence of Parasitic Parameters Based on the Saturable Inductor
In the PV system, LLC converters based on SiC devices have a higher switching frequency, which can further improve the system efficiency and the power density of the system. However, parasitic parameters lead to the loss of ZVS, the increase in power loss, and the deterioration of EMI characteristics at high frequencies.
Although the methodological analysis above is able to suppress the influence of secondary parasitic parameters by reducing the Lm, the increase in power loss is still inevitable. To ensure the implementation of ZVS and improve the efficiency of the LLC converter, a structure for an LLC converter with a saturable inductor, as shown in Figure 10a , is proposed. In addition, its theoretical waveforms are shown in Figure 10b . 
Although the methodological analysis above is able to suppress the influence of secondary parasitic parameters by reducing the L m , the increase in power loss is still inevitable. To ensure the implementation of ZVS and improve the efficiency of the LLC converter, a structure for an LLC converter with a saturable inductor, as shown in Figure 10a , is proposed. In addition, its theoretical waveforms are shown in Figure 10b . In Figure 10a , Ls is the initial inductance of the saturable inductor, and Ic is the current when Ls becomes saturated. The Ls is added to the secondary side. Since the Ic is very small, the Ls is saturated for most of the time in a cycle, and the circuit structure is the same as that of the traditional LLC converter. When the secondary current is is near to zero, the Ls gradually withdraws from the saturated state, and is added into the secondary circuit as an inductor. Therefore, Ls blocks the parasitic capacitance of the secondary side to participate in the resonance process and ensures the achievement of ZVS of the primary side. According to Figure 10b , the operation of the LLC converter with the saturable inductor can be divided into five stages.
Analysis of the Operation Principle of the LLC Converter with the Saturable Inductor
The five stages of the LLC converter with the saturable inductor are shown in Figure 11 . In Figure 10a , L s is the initial inductance of the saturable inductor, and I c is the current when L s becomes saturated. The L s is added to the secondary side. Since the I c is very small, the L s is saturated for most of the time in a cycle, and the circuit structure is the same as that of the traditional LLC converter. When the secondary current i s is near to zero, the L s gradually withdraws from the saturated state, and is added into the secondary circuit as an inductor. Therefore, L s blocks the parasitic capacitance of the secondary side to participate in the resonance process and ensures the achievement of ZVS of the primary side. According to Figure 10b , the operation of the LLC converter with the saturable inductor can be divided into five stages.
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The five stages of the LLC converter with the saturable inductor are shown in Figure 11 . 
According to Kirchhoff current laws (KCL):
Stage 3 (t 2~t3 ): As shown in Figure 11c , M 1 and M 4 are still conductive, while D 5 and D 8 are still conductive because of the presence of L s . Then, i r starts to charge or discharge parasitic capacitors C oss1~Coss4 . At this stage, i r decreases slowly and C oss1 and C oss4 are fully charged in a short time. Therefore, according to KVL, i r meet: (11) According to KCL and voltage-current relationship (VCR):
Stage 4 (t 3~t4 ): As shown in Figure 11d , D 2 and D 3 naturally become conductive, because C oss2 and C oss3 were fully discharged in Stage 3. Then, i s drops to zero, D 5 and D 8 are turned off and ZCS can be achieved because of lower di/dt. After that, C oss5~Coss8 participate in the resonance process and are charged or discharged. In this stage, according to KVL:
According to KCL and VCR:
Stage 5 (t 4~t5 ): As shown in Figure 11e , both D 2 /D 3 and D 6 /D 7 are conductive and L s becomes saturated. The voltage of L m is clamped by the output voltage, and the i m decreases linearly and i r varies as a resonant frequency sinusoidal curve. At t 5 , the M 2 and M 3 are turned on, and primary side ZVS is achieved. In this stage, according to Figure 11e :
Besides, some s-domain analysis has been shown in the Appendix B.
Analysis and Design of the Saturable Inductor
The inductance and energy storage of the ideal saturable inductor are shown in Figure 12 . 
The inductance and energy storage of the ideal saturable inductor are shown in Figure 12 . In Stage 2 and Stage 3, Ls maintains is greater than zero, which causes the rectifier diodes to be continuously conductive. At these two stages, secondary-side parasitic capacitance will not participate in the operation of the circuit. In Stage 3, Ls causes the ir to remain basically unchanged, which leads to a shorter time for the primary side until commutation. Then, the secondary side voltage of the transformer can be approximated as:
where the Vc is the peak value of the resonant capacitor voltage, so the is(t) can be expressed as:
To ensure the completion of primary-side commutation, is should always be greater than zero at t3, that is: In Stage 2 and Stage 3, L s maintains i s greater than zero, which causes the rectifier diodes to be continuously conductive. At these two stages, secondary-side parasitic capacitance will not participate in the operation of the circuit. In Stage 3, L s causes the i r to remain basically unchanged, which leads to a shorter time for the primary side until commutation. Then, the secondary side voltage of the transformer can be approximated as: where the V c is the peak value of the resonant capacitor voltage, so the i s (t) can be expressed as:
To ensure the completion of primary-side commutation, i s should always be greater than zero at t 3 , that is:
In Stage 4, the L s causes the i s to be less than zero. After the secondary diodes are turned off and ZCS is achieved, the parasitic capacitors participate in the resonance process. At t 4 , i s decreases to −I c and D6 and D7 become conductive. Then, the L s becomes saturated and no longer participates in the operation of the circuit. In Stage 5, the resonant current i r (t) can be expressed as:
where I m is the peak value of i m . To ensure that the primary-side body diode is conductive in these two stages, the i r (t) must be greater than zero; therefore,
According to the constraints of (19) and (21), the values of I c and L s for the saturable inductor can be designed.
Experimental Verification and Analysis
To verify the influence of parasitic parameters on ZVS, as well as to validate the two suppression methods proposed in this paper, a 2000 W down-scale prototype is built.
Since the system is based on SiC devices, the driving circuit and protection constitute an important technology. In comparison with Si-MOSFET, SiC-MOSEFET has some significant differences in terms of its characteristics, due to its different material and structure. SiC-MOSEFET has the advantages of low on-state resistance and fast switching speed. However, due to the low gate threshold voltage, it is more likely to suffer from interference and erroneous conduction. Therefore, the driving circuit of SiC-MOSFET cannot be simply replaced by that of Si-MOSFET.
In the LLC converter, SiC devices are mainly used as full-bridge switching devices on the primary side. Usually the switching on and off of SiC devices is affected by their output capacitance under soft-switching conditions, and the crosstalk problem is not serious. However, because the switching speed of SiC devices is very fast and the transient dv/dt is very large, once the ZVS has been lost, the crosstalk problem becomes very serious. Subsequently, the increase in gate voltage caused by crosstalk will be threatening to SiC-MOSFET during this period. Therefore, effective driving and protection circuits are also the focus of the driving design of the SiC devices.
CREE, ROHM and other companies have successively introduced commercial SiC device driving circuits, but few of these circuits involve solutions to driving protection problems. In this paper, C2M0080120D is used as the primary side switch in the experiment. To meet the high reliability requirement of the PV system, short-circuit protection is considered in the design of the driving circuit, as shown in Figure 13 . SiC devices are driven by a 24 V isolated power supply, and a BROADCOM ACPL-339J-000E optocoupler driver chip is used to achieve isolation and protection. This chip provides a user-setup desaturation protection circuit scheme, which is able to provide effective protection for the devices and improve system reliability when a short-circuit occurs. In the driving circuit, the gate parallel resistor and capacitor of SiC-MOSFET are able to reduce the influence of crosstalk. In the short-circuit protection circuit, C blank and Z DESET are designed according to the actual needs, whereby C blank determines the allowable blank time of driving protection and Z DESET determines the corresponding current value of protection. When short-circuit protection is triggered, V GMOS will increase to a high level. The soft turn-off time is determined by the series resistance of Q 3 and the input capacitance C iss of SiC-MOSFET.
driving circuit, as shown in Figure 13 . SiC devices are driven by a 24 V isolated power supply, and a BROADCOM ACPL-339J-000E optocoupler driver chip is used to achieve isolation and protection. This chip provides a user-setup desaturation protection circuit scheme, which is able to provide effective protection for the devices and improve system reliability when a short-circuit occurs. In the driving circuit, the gate parallel resistor and capacitor of SiC-MOSFET are able to reduce the influence of crosstalk. In the short-circuit protection circuit, Cblank and ZDESET are designed according to the actual needs, whereby Cblank determines the allowable blank time of driving protection and ZDESET determines the corresponding current value of protection. When short-circuit protection is triggered, VGMOS will increase to a high level. The soft turn-off time is determined by the series resistance of Q3 and the input capacitance Ciss of SiC-MOSFET. As shown in Figure 14a , the parasitic capacitance of the SiC-MOSFET and SiC diodes is usually nonlinear. Therefore, the time-related equivalent parasitic capacitance Coss(tr) is very important. Generally, the MPT circuit shown in Figure 14b can be used to measure the equivalent parasitic capacitance. Figure 14c shows the hard switching process of the SiC MOSFET. VDS is the drain-source voltage of the device, ILOAD is the load current, ID is the drain current of the device, and Qoss is the charge caused by Coss. According to the characteristics of the capacitor, the Coss(tr) can be calculated as As shown in Figure 14a , the parasitic capacitance of the SiC-MOSFET and SiC diodes is usually nonlinear. Therefore, the time-related equivalent parasitic capacitance C oss(tr) is very important. Generally, the MPT circuit shown in Figure 14b can be used to measure the equivalent parasitic capacitance. Figure 14c shows the hard switching process of the SiC MOSFET. V DS is the drain-source voltage of the device, I LOAD is the load current, I D is the drain current of the device, and Q oss is the charge caused by C oss . According to the characteristics of the capacitor, the C oss(tr) can be calculated as
where i D (t) is the expression of drain current between t 1 and t 2 .
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where iD(t) is the expression of drain current between t1 and t2. The waveforms of the MPT are shown in Figure 15 . VM is the drain-source voltage, iM is the drain current, iD is the current of the diode and VD is the voltage of the diode. The test voltage is 400 V, and the final current is 20 A. According to the results of MPT, the driving circuit was verified. The Qoss was calculated, and the Coss(tr) obtained by (21) was 1.6 nF. Additionally, the switching loss of SiC-MOSFET under hard-switching conditions can be calculated. The waveforms of the MPT are shown in Figure 15 . V M is the drain-source voltage, i M is the drain current, i D is the current of the diode and V D is the voltage of the diode. The test voltage is 400 V, and the final current is 20 A. According to the results of MPT, the driving circuit was verified. The Q oss was calculated, and the C oss(tr) obtained by (21) was 1.6 nF. Additionally, the switching loss of SiC-MOSFET under hard-switching conditions can be calculated.
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The waveforms of the MPT are shown in Figure 15 . VM is the drain-source voltage, iM is the drain current, iD is the current of the diode and VD is the voltage of the diode. The test voltage is 400 V, and the final current is 20 A. According to the results of MPT, the driving circuit was verified. The Qoss was calculated, and the Coss(tr) obtained by (21) was 1.6 nF. Additionally, the switching loss of SiC-MOSFET under hard-switching conditions can be calculated. According to the analysis above, in consideration of parasitic parameters, the parasitic capacitance of primary-and secondary-side devices is very important for the parameter design of high-frequency LLC converters. However, the parasitic capacitance is not a fixed value. It is related to the voltage of the device. Generally, the values of parasitic capacitance are replaced by time-related equivalent capacitance. The equivalent capacitances of C2M0080120D and IDH10G65C5XKSA1, which are used in the experiment, are shown in Table 2 . The parameters of the experimental prototype are also listed in Table 2 . According to the analysis above, in consideration of parasitic parameters, the parasitic capacitance of primary-and secondary-side devices is very important for the parameter design of high-frequency LLC converters. However, the parasitic capacitance is not a fixed value. It is related to the voltage of the device. Generally, the values of parasitic capacitance are replaced by time-related equivalent capacitance. The equivalent capacitances of C2M0080120D and IDH10G65C5XKSA1, which are used in the experiment, are shown in Table 2 . The parameters of the experimental prototype are also listed in Table 2 . Figure 16 shows the waveform of the LLC converter using the traditional magnetic inductance limitation. According to Equation (5), the maximum inductance value of L m is 500 µH when the dead band is extended from 500 ns to 700 ns, in accordance with [31] . To ensure that ZVS can be achieved, considering a margin of 1.5 times, the 300 µH is selected as the experimental inductance in the experiment. In Figure 16 , i r is the resonant current, V M1 is the voltage of M 1 , V D5 is the voltage of D 5 , and V dri is the driving signal of M 1 . Although the margin is considered in the design, the ZVS still cannot be realized under full-load conditions. Hard switching increases the interference in the driving signals and reduces the efficiency of the converter. In addition, since there is some interference in the driving signals, this experimental method cannot be used in the actual system. In Figure 16 , Stage 1~3 correspond to the stages in the theoretical analysis. In Stage 1, i r is part of a sinusoidal waveform and M 1 has been turned off. At the beginning of Stage 2, i r begins to oscillate instead of being maintained near the magnetic current because of the participation of parasitic capacitors of the secondary-side diodes. Since the f s is only slightly smaller than f r , this stage is very short. At the beginning of Stage 3, the parasitic parameters of the primary-and secondary-side devices participate in a resonance process together until the dead band ends or the ZVS has been achieved. It is noteworthy that the secondary diodes become conductive before the ZVS is achieved. Then, i r begins to transmit power to the load, causing the realization of ZVS to become impossible. Therefore, even though the dead band is extended, the ZVS cannot be achieved, as shown in Figure 16 . Figure 16 . Waveforms of the LLC converter designed using traditional method with an extended dead band. Figure 17 shows the waveform of the LLC converter, where the magnetic inductance is reduced according to [31, 35] . The parasitic capacitance is measured by MPT, and 80 μH is finally selected as the experimental inductance according to a simulation. In Figure 17 , it can be seen that ZVS can be achieved under full-load conditions. Additionally, there is no interference in the driving signal. However, the magnetic current clearly increases because of the reduction of the magnetic inductance, which leads to the increase of conduction loss and switching loss. In Figure 17 , Stage 1~4 correspond to the stages in the theoretical analysis. Stage 1 and Stage 2 are similar to the stages in Figure 16 . At the beginning of Stage 3, the parasitic parameters of the primary-and secondary-side devices also participate in the resonance process together until the dead band ends or ZVS has been achieved. However, since the magnetic inductance is reduced and the magnetic current is increased, the primary-and secondary-side commutation finish almost simultaneously. Then the load will be supported by source instead of by resonant inductor. Therefore, in Stage 4, the primary side ZVS is achieved. Figure 16 . Waveforms of the LLC converter designed using traditional method with an extended dead band. Figure 17 shows the waveform of the LLC converter, where the magnetic inductance is reduced according to [31, 35] . The parasitic capacitance is measured by MPT, and 80 µH is finally selected as the experimental inductance according to a simulation. In Figure 17 , it can be seen that ZVS can be achieved under full-load conditions. Additionally, there is no interference in the driving signal. However, the magnetic current clearly increases because of the reduction of the magnetic inductance, which leads to the increase of conduction loss and switching loss. In Figure 17 , Stage 1~4 correspond to the stages in the theoretical analysis. Stage 1 and Stage 2 are similar to the stages in Figure 16 . At the beginning of Stage 3, the parasitic parameters of the primary-and secondary-side devices also participate in the resonance process together until the dead band ends or ZVS has been achieved. However, since the magnetic inductance is reduced and the magnetic current is increased, the primary-and secondary-side commutation finish almost simultaneously. Then the load will be supported by source instead of by resonant inductor. Therefore, in Stage 4, the primary side ZVS is achieved. Figure 18 shows the experimental waveform of the LLC converter with the saturable inductor on the secondary side. 300 µH is selected as the magnetic inductance for comparison. It can be seen that ZVS can be realized under full-load conditions. Additionally, there is no interference in the driving signal. Since the magnetic current has hardly increased, the loss is obviously reduced compared with the method of reducing the magnetic inductance. In Figure 18 , Stage 1~5 correspond to the stage in theoretical analysis. In Stage 1, i r is part of sinusoidal waveform and M 1 has been turned off. As the |i r | decreases, the saturated inductor gradually exits out of the saturated state, and then the Stage 2 begins. Thereafter, the i r varies linearly. At the beginning of state 3, the primary device begins to commutate, which is different from the two experiments mentioned above. Since the saturable inductor keeps the secondary current constantly below 0, the parasitic capacitance of the secondary-side diodes no longer p in this stage. Then the problem of the secondary side completing the commutation before the primary side can be avoided. At the beginning of Stage 4, the primary side commutation is completed and ZVS-on is realized. When the current i s exceeds 0, the secondary diodes begin to commutate. If the primary switch is not fully turned on and the secondary commutation is finished, the secondary diodes enter Stage 5. It is obvious the resonant current of this experiment is much lower than that shown in Figure 17 . This means that higher efficiency can be obtained. Figure 18 shows the experimental waveform of the LLC converter with the saturable inductor on the secondary side. 300 μH is selected as the magnetic inductance for comparison. It can be seen that ZVS can be realized under full-load conditions. Additionally, there is no interference in the driving signal. Since the magnetic current has hardly increased, the loss is obviously reduced compared with the method of reducing the magnetic inductance. In Figure 18 , Stage1~5 correspond to the stage in theoretical analysis. In Stage 1, ir is part of sinusoidal waveform and M1 has been turned off. As the |ir| decreases, the saturated inductor gradually exits out of the saturated state, and then the Stage 2 begins. Thereafter, the ir varies linearly. At the beginning of state 3, the primary device begins to commutate, which is different from the two experiments mentioned above. Since the saturable inductor keeps the secondary current constantly below 0, the parasitic capacitance of the secondary-side diodes no longer p in this stage. Then the problem of the secondary side completing the commutation before the primary side can be avoided. At the beginning of Stage 4, the primary side commutation is completed and ZVS-on is realized. When the current is exceeds 0, the secondary diodes begin to commutate. If the primary switch is not fully turned on and the secondary commutation is finished, the secondary diodes enter Stage 5. It is obvious the resonant current of this experiment is much lower than that shown in Figure17. This means that higher efficiency can be obtained. Figure 19 shows the efficiency curves and loss breakdowns of three experiments under full load conditions. It is obvious that the proposed method is able to achieve the highest efficiency across the full load range compared with the others. The full load efficiency of the proposed method is able to achieve 98.6%. Although the efficiency of the experimental parameters designed by traditional method with the extended dead band is only slightly lower than the proposed method, it is still not suitable for practical application due to its terrible driver conditions, as shown in Figure 16 . The converter with reduced magnetic inductance is clearly able to achieve ZVS. However, according to the theoretical analysis shown in Appendix A, from the point of view of power loss, the loss of the primary-side devices is significantly increased. Compared with the former, the method based on the saturable inductor is able to reduce the conduction loss by 56.74% and the switching loss by 73%. Figure 19 shows the efficiency curves and loss breakdowns of three experiments under full load conditions. It is obvious that the proposed method is able to achieve the highest efficiency across the full load range compared with the others. The full load efficiency of the proposed method is able to achieve 98.6%. Although the efficiency of the experimental parameters designed by traditional method with the extended dead band is only slightly lower than the proposed method, it is still not suitable for practical application due to its terrible driver conditions, as shown in Figure 16 . The converter with reduced magnetic inductance is clearly able to achieve ZVS. However, according to the theoretical analysis shown in Appendix A, from the point of view of power loss, the loss of the primary-side devices is significantly increased. Compared with the former, the method based on the saturable inductor is able to reduce the conduction loss by 56.74% and the switching loss by 73%. Then, the full-load efficiency can be increased by 0.7%. Obviously, the suppression method based on the saturable inductor is better. Figure 19 shows the efficiency curves and loss breakdowns of three experiments under full load conditions. It is obvious that the proposed method is able to achieve the highest efficiency across the full load range compared with the others. The full load efficiency of the proposed method is able to achieve 98.6%. Although the efficiency of the experimental parameters designed by traditional method with the extended dead band is only slightly lower than the proposed method, it is still not suitable for practical application due to its terrible driver conditions, as shown in Figure 16 . The converter with reduced magnetic inductance is clearly able to achieve ZVS. However, according to the theoretical analysis shown in Appendix A, from the point of view of power loss, the loss of the primary-side devices is significantly increased. Compared with the former, the method based on the saturable inductor is able to reduce the conduction loss by 56.74% and the switching loss by 73%. Then, the full-load efficiency can be increased by 0.7%. Obviously, the suppression method based on the saturable inductor is better. 
Conclusions
This paper presents the architecture of a high frequency link 35 kV PV system and studies the influence of the parasitic parameters of the high-frequency high-voltage isolated DC-DC converter. This paper reveals how the parasitic parameters affect the realization of ZVS of the LLC converter in high-frequency situations, and proposes a method for suppressing the influences of parasitic parameters and promoting the realization of ZVS. The method effectively prevents parasitic elements of the secondary side from participating in the resonance of the primary side by adding a saturable inductor on the secondary side to ensure that ZVS can be achieved. This paper has some advantages compared to the existing research,
• The influence of the parasitic parameters of SiC devices on the high-frequency LLC converter is analyzed step by step, which is more accurate.
•
The mechanism of influence of the parasitic parameters on the resonance process is discussed systematically. This paper reveals how different parameters are able to affect the resonance process with respect to parasitic parameters.
Compared to the extended dead band, the proposed suppression method is able to cause ZVS to be realized and to eliminate the driving interference.
Compared to the reduced magnetic inductance, the proposed suppression method can significantly decrease the power loss caused by magnetic inductance. The conduction loss can be reduced by 56.74% and the switching loss by 73%. The efficiency can be improved by 0.7%.
Compared with the conventional method, which involves reducing magnetic inductance, the proposed method does not need to reduce the magnetic inductance, and this is beneficial for reducing the magnetic current of the transformer and improving the efficiency of the LLC converter. The experimental verification shows that the theoretical analysis is consistent with the actual situation. The proposed parasitic parameter suppression method is able to significantly improve the efficiency of the LLC converter. Furthermore, the proposed method is able to improve the efficiency and performance of the MVAC PV system. Author Contributions: Conceptualization, F.S. and R.L.; methodology, F.S. and R.L.; validation, F.S. and R.L.; formal analysis, F.S.; writing-original draft preparation, F.S.; writing-review and editing, R.L. and X.C.; project administration, R.L., X.C. and H.X.
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Appendix A
On the basis Equations (6) and (7), the resonant current i r , magnetic current i m and secondary side current of transformer i s can be calculated. Since the drain-source voltage V ds and conduction resistance R ds(on) of the device are known, the conduction loss and switching loss of the devices can therefore be calculated.
Usually, the conduction loss P c , turn-on loss P on and turn-off loss P off can be calculated by (A1)-(A3), as follows:
where I drms is the RMS value of the drain current, t r is the rise time of the current, t f is the fall time of the current, f s is the switching current and I D is the conduction drain current. Furthermore, loss due to magnetic components is also important. During the design process, it is possible to obtain the maximum magnetic flux density B m . Then, on the basis of the datasheet of the selected core, it is possible to calculate the core loss P core . Since the parameters of the winding are known, the DC equivalent resistance and AC equivalent resistance can be calculated, as well. Finally, the loss due to magnetic components P m can be obtained.
Therefore, it is possible to accurately calculate the main losses of the converter by theoretical analysis.
In Figure A1 , the s-domain equivalent circuit of each stage of the LLC converter with a saturable inductor is shown. Then, the accurate expression of each stage in the s-domain can be written and derived as follows:
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Appendix C
The symbols used in this paper are shown in Table A1 . Inductance of grid side v dc(ki) (k = a, b, c and i = 1, 2, . . . , n)
DC side voltage of unit(i) in phase k p ki
Power reference of CHB of unit(i) in phase k v dc * DC side voltage reference v d , v d-, v q , v q-D-axis and q-axis components of positive and negative sequence of grid voltage i d , i d-, i q , i q-D-axis and q-axis components of positive and negative sequence of grid current v a ,v b ,v c Grid voltage i a ,i b ,i c Grid current θ
Phase angle of the grid v abc* Three phase voltage reference 
